

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/885,217	06/20/2001	Brent Keeth	DB000575-012 3379 EXAMINER	
759	90 11/13/2003			
Edwards L. Pencoske			TRA, ANH QUAN	
Thorp Reed & Armstrong, LLP One Oxford Centre			ART UNIT	PAPER NUMBER
301 Grant Street, 14th Floor			2816	
Pittsburgh, PA 15219-1425			DATE MAILED: 11/13/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

. L				GA			
,		Application No.	Applicant(s)				
•		09/885,217	KEETH ET AL.				
	Office Action Summary	Examiner	Art Unit				
:·		Quan Tra	2816				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SH THE - Exte afte - If th - If No - Faili - Any	IORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.13 r SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply O period for reply is specified above, the maximum statutory period vure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing led patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE.	mely filed ys will be considered timel the mailing date of this of ED (35 U.S.C. § 133).				
1)⊠	Responsive to communication(s) filed on 26 S	September 2003 .					
2a)⊠	This action is FINAL . 2b) ☐ Th	is action is non-final.					
3)⊡ Disposit	Since this application is in condition for allowationsed in accordance with the practice under tion of Claims			e merits is			
4)⊠	Claim(s) <u>223,225-237,247-250,496 and 499-5</u>	i15 is/are pending in the applicati	on.				
	4a) Of the above claim(s) is/are withdraw	wn from consideration.					
5)	Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>223,225,228-237,496 and 499-515</u> is/are rejected.							
7)[Claim(s) 226 and 227 is/are objected to.						
	Claim(s) are subject to restriction and/o	r election requirement.					
·· —	ion Papers						
·	The specification is objected to by the Examine						
10)	The drawing(s) filed on is/are: a) accept a second accep	•					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
' ' / 🗀	If approved, corrected drawings are required in rep		oved by the Examin	er.			
12)□	The oath or declaration is objected to by the Ex	•					
-	under 35 U.S.C. §§ 119 and 120	arriirici .					
	Acknowledgment is made of a claim for foreign	n priority under 35 H S C & 110/s	a) (d) or (f)				
	☐ All b)☐ Some * c)☐ None of:	i priority under 55 0.5.6. § 119(8	a)-(a) or (i).				
a,	1. Certified copies of the priority documents	s have been received					
	2. Certified copies of the priority documents		ion No				
	3. Copies of the certified copies of the prior application from the International But	rity documents have been receivereau (PCT Rule 17.2(a)).	ed in this National	Stage			
	See the attached detailed Office action for a list	•					
	Acknowledgment is made of a claim for domestic			application).			
15)	 The translation of the foreign language pro Acknowledgment is made of a claim for domesties 						
Attachmer							
2) 🔲 Noti	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) Notice of Informal	y (PTO-413) Paper No Patent Application (PT				
	Total Com	· · · · · · · · · · · · · · · · · · ·					

Art Unit: 2816

:

DETAILED ACTION

This office action is in response to the amendment filed 09/26/2003. Applicant's arguments have been fully considered but they are not persuasive. The rejection in previous office action is maintained.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 2. Claims 223 and 511 are rejected under 35 U.S.C. 102(e) as being anticipated by Morishita et al (USP 5757175).

As to claim 223, Morishita et al discloses in figures 17 and 19 a voltage reference circuit responsive to an external voltage (ExtVcc) for supplying a reference voltage (INVcc), comprising: an active reference circuit (VGR, figure 19) for receiving the external voltage and for producing a reference signal (Vref) having a desired relationship with the external voltage, the active reference circuit comprising a current source (TP4) utilizing a current mirror for providing current to a diode stack (CVC) having an adjustable impedance, wherein the reference signal is dependent upon the external voltage (column 2, lines 17-20, teaches that the reference voltage Vref is independent of the external power supply voltage EXVcc when the voltage EXVcc is at least at a prescribed voltage level. Thus, when the voltage EXVcc is lower than the prescribed voltage level, the reference voltage is dependent of the external supply voltage

Art Unit: 2816

EXVcc); and a unity gain amplifier (CMP, DT) responsive to the reference signal for producing the reference voltage.

As to clam 511, figures 17-19 shows the reference signal is dependent upon the external voltage within a predetermined testing margined of error (because Vref is generated from EXVcc, Vref is dependent on EXVcc within a certain voltage range (i.e. predetermined testing margined of error. Note that Vref is dependent on EXVcc when EXVcc is lower than the prescribed voltage level).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 225 and 496, 499, 500 and 514 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morishita et al. (USP 5757175) in view of Zarrabian (USP 5838076) (newly cited).

As to claims 225 and 496, Morishita's figure 19 further shows the diode stack includes a plurality of transistors (Pra, PRb) connected in series, with each transistor's gate connected to a common potential (ground), and a plurality of fuses (La, Lb) each for shunting one of the transistors. Morishita et al. fails to shows plurality of switches each of the plurality of switches selectively shunts of the transistors. However, Zarrabian et al.'s figure 2 shows a apparatus that replacing fuses 23A-23c in figure 1 with switch circuits 54A-54E (combine with fuses 60A-60E and transistors 62A-62E) for the purpose of allowing different combinations of resistors be

Art Unit: 2816

selectively shorted in both test and operating modes. Therefore, it would have been obvious to one having ordinary skill in the art to replace each of Morishita's fuses with Zarrabian's switches for the purpose of allowing different combinations of diodes be selectively shorted in both test mode and operating mode.

As to claim 499, the modified Morishita's reference further shows the switches are controlled by fuse (Zarrabian's 60A-60E).

As to claim 500, the modified Morishita's figure 19 shows the plurality of transistors includes a first plurality of field effect transistors and the plurality of switches includes a second plurality of field effect transistors (Zarrabian's 54A-54E).

As to claim 514, the modified Morishita et al.'s shows the reference signal is dependent upon the external voltage within a predetermined testing margin of error (because Vref is generated from EXVcc, Vref is dependent on EXVcc within a certain voltage range (i.e. predetermined testing margined of error. Note that Vref is dependent on EXVcc when EXVcc is lower than the prescribed voltage level).

5. Claims 228-230 and 501-503 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morishita et al. (USP 5757175) in view of Park (USP 5448199).

As to claims 228 and 501, Morishita et al's figures 17 and 19 show all limitation of the claims except for "a pullup stage for pulling up the reference voltage so as to substantially track the external voltage when the external voltage exceeds a predetermined value". However, Park's figure 3 shows a reference circuit having a pullup stage (100) for pulling up the reference voltage in a burn-in mode to check long term performance of the circuit under condition of high voltage and high temperature. Therefore, it would have been obvious to one having ordinary skill in the

Art Unit: 2816

art to connect circuit Park's circuit 100, wherein circuit 100 is the "pull-up stage", to the output of the Morishita's unity gain amplifier for the purpose to check long term performance of the circuit under condition of high voltage and high temperature in burn-in mode.

As to claims 229 and 502, the modified Morishita et al. reference further shows the pullup stage (Park's figure 3) includes a plurality of diodes (61-63) connected between the external voltage and the reference voltage.

As to claims 230 and 503, the modified Morishita et al. shows the reference voltage is the external voltage less a voltage drop across the plurality of diodes (because of the diodes connected between the reference voltage terminal and the external terminal, the voltage drop across the diodes equal to VEXT – Vref. Thus, Vref = VEXT – Vdiodes).

6. Claims 231, 504, 512 and 515 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsay et al (USP 6127881) (newly cited) in view of Morishita et al. (USP 5757175).

As to claims 231 and 504, Tsay's figure 2 shows a multiplier circuit for for generating a voltage signal higher than a reference voltage (Vref). Thus, Tsay's figure 2 shows all limitations of the claims except for detail of the reference circuit. However, Morishita's figures 17 and 19 shows a reference circuit comprising an active reference circuit (VRG) for receiving the external voltage and for producing a reference signal (Vref) having a desired relationship with the external voltage, the active reference circuit comprising a current source (TP4) utilizing a current mirror for providing current to a diode stack (CVC) having an adjustable impedance, wherein the reference signal is dependent upon the external voltage (column 2, lines 17-20, teaches that the reference voltage Vref is independent of the external power supply voltage EXVcc when the voltage EXVcc is at least at a prescribed voltage level. Thus, when the voltage EXVcc is lower

Art Unit: 2816

than the prescribed voltage level, the reference voltage is dependent of the external supply voltage EXVcc) and a unity gain circuit (CMP, DT). Morishita's figure 17 having the advantage of generating a stable reference signal. Therefore, it would have been obvious to one having ordinary skill in the art use Morishita's figure 17 for Tsay's reference circuit for the purpose of having a stable reference signal.

As to claims 512 and 515, the combination above further shows the reference signal is dependent upon the external voltage within a predetermined testing margin of error (because Vref is generated from EXVcc, Vref is dependent on EXVcc within a certain voltage range (i.e. predetermined testing margined of error. Note that Vref is dependent on EXVcc when EXVcc is lower than the prescribed voltage level).

7. Claims 232-233 and 505-506 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayakawa (USP 5184031) (previous cited) in view Tsay et al (USP 6127881) and of Morishita et al. (USP 5757175).

As to claims 232 and 505, Hayakawa shows in figure 2 a circuit for supplying the external voltage as the output voltage when the external voltage is below a first predetermined value and supplying a step down voltage when the external voltage is above the predetermined value. Thus, Hayakawa shows all limitations of the claim except for the detail of the internal stepdown circuit (13). However, the combination of Morishita et al's figure 17 and Tsay et al's figure 2 shows a detail of an internal step down circuit (see the rejection of claim 231). Morishita et al's figure 17 and Tsay et al's figure 2 having an advantage of providing a stable internal signal. Therefore, it would have been obvious to one having ordinary skill in the art to use the

Art Unit: 2816

combination of Morishita et al's figure 17 and Tsay et al's figure 2 circuit for Hayakawa et al's internal stepdown circuit (13) for the purpose of providing a stable internal signal.

As to claims 233 and 506, Hayakawa et al.'s figure 2 shows the circuit for supplying includes a switch (14) for shorting a bus carrying the external voltage with a bus carrying the output voltage.

8. Claims 234-237, 247-250, 507-510 and 513 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayakawa (USP 5184031) (previous cited) in view of Tsay et al (USP 6127881) and of Morishita et al. (USP 5757175) and Park (USP 5448199).

As to claim 234, the combination above shows all limitations of the claims except for a pullup stage for pulling up the reference voltage so as to substantially track the external voltage when the external voltage exceeds a second predetermined value. However, Park's figure 3 shows a reference circuit having a pullup stage (100) for pulling up the reference voltage in a burn-in mode to check long term performance of the circuit under condition of high voltage and high temperature. Therefore, it would have been obvious to one having ordinary skill in the art to connect circuit Park's circuit 100, wherein circuit 100 is the "pullup stage", to the output of the Morishita's unity gain amplifier for the purpose to check long term performance of the circuit under condition of high voltage and high temperature in burn-in mode.

As to claims 235 and 508, Park's figure 3 shows the pullup stage includes a plurality of diodes (61-63) connected between the external voltage and the reference voltage.

As to claims 236 and 509, the combination above shows the reference voltage is the external voltage less a voltage drop across the plurality of diodes (because of the diodes

Art Unit: 2816

connected between the reference voltage terminal and the external terminal. Therefore, the voltage drop across the diodes equal to VEXT – Vref. Thus, Vref = VEXT – Vdiodes).

As to claims 237 and 510, the combination above further shows the combination supplies an output voltage which increases at a first slope substantially the same as a slope of the external voltage during a powerup range (when the external voltage less than the threshold of the diode stack CVC of Morishita et al., the slop of Vref is the same as the slop of the external voltage), increases at a second slope substantially less than a slope of the external voltage during an operating range (when the external voltage greater than the threshold of the diode stack, diodes stack CVC clamp Vref at a level equal to the threshold of CVC), and increases at a third slope greater than a slope of the external voltage during a burn-in range of the external voltage (when external voltage greater than the break down voltage of the diode stack CVC).

Claim 247 recites similar limitations of claims 232-237. Therefore, it is rejected for the same reasons.

As to claim 248, Morishita et al.'s figure 19 shows the step generating a current (I) related to external voltage, apply a current to a circuit node (Vref), and draining the current from the circuit node through an adjustable impedance (CVC).

As to claim 249, the combination above further shows the step of adjusting the impedance to modify the reference signal (by open the switch La, Lb of Morishita et al.).

As to claim 250, Morishita et al.'s figure 19 shows the step of adjusting the impedance includes the step of opening a fuse.

As to claim 513, the combination above further shows the reference signal is dependent upon the external voltage within a predetermined testing margin of error (because Vref is

Art Unit: 2816

generated from EXVcc, Vref is dependent on EXVcc within a certain voltage range (i.e. predetermined testing margined of error. Note that Vref is dependent on EXVcc when EXVcc is lower than the prescribed voltage level).

Allowable Subject Matter

9. Claims 226-227 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 226-227 would be allowable because the prior art fails to teach or suggest a circuit (such as figure 36A1) having plurality of switches (236), wherein the switches are controlled by fuses, and wherein opening certain of the fuses turns it associated switch on, and wherein opening certain other of the fuses turns its associated switch off.

Response to Arguments

7. Applicant argues Morishita does not disclose an active reference circuit for producing a reference signal wherein the reference signal is dependent upon the external signal. The examiner respectfully disagrees. Column 2, lines 17-20, teaches the reference voltage Vref is independent of the external power supply voltage EXVcc when the voltage EXVcc is at least at a prescribed voltage level (when EXVcc is higher than the threshold of the diode stack CVC). Thus, when the voltage EXVcc is lower than the prescribed voltage level (lower than the threshold of the diode stack), the reference voltage is dependent from the external supply voltage EXVcc. Shibayama et al.' (USP 5554953) shows in figures 1-2 a reference voltage generation circuit having similar structure with Morishita's figure 19, Shibayama et al.'s reference circuit having a current source (Qp13) coupled to a stack diode (Qp16) in figure 2, wherein

Art Unit: 2816

Shibayama's figure 3 shows voltage at node 104 is independent from Vcc when Vcc is above 5 volts, but the voltage at node 104 is dependent from Vcc when Vcc is lower than 5volt. Thus, Morishita's figure 19 operates similar as Shibayama's reference circuit because of the similar structure.

The same reasons for the arguments of claims 224-237, 247-250 and 496-510.

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 703-308-6174. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 703-308-4876. The fax phone numbers for the

Art Unit: 2816

Page 11

organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

QT

August 25, 2003